Abstract-The temperature dependence of current is investigated experimentally for silicon-germanium (Si-Ge) multi-quantum-well p-i-n devices on Si substrates as uncooled bolometer active layers. Temperature coefficient of resistance values as high as −5.8%/K are recorded. This value is considerably higher than that of even commercial bolometer materials in addition to being well above the previous efforts based on CMOS compatible materials.
I. INTRODUCTION
T HE commercialization of the uncooled microbolometer infrared (IR) detector technology has ignited an extensive market growth of thermal IR cameras for use in automobile night vision, environmental monitoring, and security applications. There has been a growing interest in decreasing the cost and increasing the efficiency of uncooled microbolometer detectors [1] . Unlike photon detectors, microbolometers do not require bulky and expensive cryogenic cooling, enabling compact and lightweight designs [1] . The active layer of a microbolometer is a temperature-dependent resistor. Change in temperature due to IR radiation is usually measured as a resistance change of the active layer and is translated into an electrical signal by read out integrated circuit (ROIC).
The active material used as thermistor of a microbolometer should have high temperature sensitivity, have low noise, and be compatible with standard Si CMOS processes for lowcost manufacturing and integration with ROIC. Temperature coefficient of resistance (TCR) is defined as the percent change of a material's electrical resistance R with unit temperature difference
Microbolometers based on n-type single-crystalline Si active layers monolithically integrated with ROIC are demonstrated, but TCR values are low (−0.65%/K) [2] . Vanadium oxide (VO x , T CR ≈ −2.0%/K) [3] , yttrium barium copper oxide (YBCO, T CR ≈ −3.5%/K) [4] , and amorphous Si (α-Si, T CR ≈ −2.5%/K) [5] are used as active materials in microbolometers. VO x and YBCO are not compatible with standard Si CMOS processes, therefore resulting in high manufacturing and integration costs. α-Si-based sensors suffer from high 1/f noise [1] .
Polycrystalline SiGe (poly-SiGe, T CR = 2%/K) [6] , α-SiGe (T CR = 4.7%/K) [7] , and SiGe multi-quantum-well (MQW) (T CR < 3.5%/K) [8] - [12] structures have gathered much attention due to their high TCR values. Among these, single crystal structures of SiGe MQWs exhibit the best 1/f noise performance due to high level of order and material quality. Bolometer devices with SiGe MQW active layers can be manufactured using low-temperature hybridization technique [11] . Recently, by incorporating carbon in SiGe quantum well layers, TCR values up to 4.5%/K were also demonstrated [13] . High Ge content in such MQW structures are shown to increase TCR values, but all efforts so far were limited to below 35% Ge content (T CR < 3.5%/K) due to the large lattice mismatch between Si and Ge, limiting the TCR value to below 3.5%/K in SiGe layers without incorporating other species [8] - [12] . Therefore, there is a need for further increasing the TCR of CMOS compatible materials with good crystal quality, beyond the improvement levels obtained using high Ge content SiGe MQW structures. This, however, requires innovative designs. In this letter, to address this need, we demonstrate Ge/SiGe MQW structures embedded in a p-i-n diode architecture.
II. EXPERIMENT

A. Device Fabrication
The design used in our experiments is shown in Fig. 1 
(a).
A recently developed epitaxial technique is used to grow the designed stack [14] , [15] . Si p-type (100) wafers (10-20 Ω · cm) are used as starting substrates. Since epitaxial growth is very sensitive to surface preparation and contamination, standard RCA-1 (organic removal) and RCA-2 (metal removal) cleaning procedures were performed prior to epitaxial growth. The wafers were immediately loaded into an Applied Materials Centurion reduced pressure chemical vapor deposition system. The wafers were baked for 5 min at 1000
• C in H 2 . This step ensures the removal of any native oxide from the surface. A 180-nm-thick boron-doped Ge layer is grown at 400
• C, and the wafers are annealed for 20 min at 825
• C in H 2 . This 0741-3106/$26.00 © 2011 IEEE step provides smooth surface by enhanced surface diffusion and low defect density by dislocation annihilation [14] , [15] , resulting in a virtual Ge substrate. Undoped MQW regions are grown on such virtual Ge substrates. Alternating Ge well regions and SiGe barrier regions are grown at 400
• C without any intermediate annealing step to avoid the interdiffusion of Si and Ge and the diffusion of doping species from highly doped regions. A 100-nm-thick n-type Ge-rich layer is grown as the top layer. Fig. 1(b) shows the energy band diagram of the grown p-i-n structure. Fig. 2(a) shows a cross-sectional transmission electron microscope (TEM) image of the grown structure with alternating quantum well barrier (ten pairs) of 10-nm Ge wells and 20-nm Si 0.1 Ge 0.9 barriers. X-ray photoelectron spectroscopy combined with in situ etching is used to determine layer compositions as a function of distance from the surface as shown in Fig. 2(b) . The quantum well regions are 100% Ge, and the barriers are composed of 10% Si and 90% Ge.
Vertical mesa structures are patterned by optical lithography followed by dry etching. The unsatisfied bonds at the surface of the defined mesa structures may cause an increased generationrecombination rate resulting in a high surface leakage current. A 100-nm-thick Si 3 N 4 is used to electrically passivate the sidewalls of the mesa structure to suppress the surface leakage current. Aluminum electrodes are used for electrical contacts to doped p-and n-regions.
B. Results and Discussion
In earlier reports, p-type Si 1−x Ge x quantum wells and p-type Si quantum barriers [8] and intrinsic SiGe/Si quantum wells embedded in p-i-p structures [10] were demonstrated. It was shown that TCR increased with the energy difference between the Fermi level and the barrier energy (E f − E b ) [ Fig. 1(b) ]. This energy difference was increased with higher Ge content in the quantum wells yielding higher barrier energies E b 's and increased TCR values. All efforts so far have been limited to below 35% Ge content (T CR < 3.5%/K) due to 4.2% lattice mismatch between Si and Ge resulting in the formation of excessive defects and dislocations [8] - [12] . TCR values of such layers can be further increased if quantum wells are located in the intrinsic region of a p-i-n structure. Thermionic emission current dominates over sequential resonant tunneling and phonon-assisted tunneling current components in an MQW p-i-n device, at room temperature [16] . The thermionic current in a p-i-n quantum well structure can be expressed as [17] 
where V f is the applied forward bias, E f is the relative position of the Fermi level, and E 1 is the first quantized energy state in the valence band quantum well. At room temperature, the exponential term is responsible from strong temperature dependence of the current. In a p-i-n configuration, the relative position of the Fermi level in the intrinsic quantum wells can be considerably lower than the ground state energy, and when combined with the qV f term, resulting in high dependency of the current to the temperature. Taking the derivative of current I th with respect to temperature T , as in [8] , we also expect that TCR should increase with increasing forward bias V f . To measure the TCR values, electrical contacts to the devices are obtained by gold bonding wires, and the samples are placed on Torrey Pines Scientific's Model IC25 heating/chilling plate. Samples were covered by a custom enclosure to provide better thermal isolation. Measurements at each temperature point are carried out after waiting for thermal stabilization. A calibrated temperature sensor, AD590LF, is attached next to the sample surface to monitor the surface temperature, and it is recorded simultaneously with the mesa current.
I-V characteristics of the MQW p-i-n devices obtained at 15
• C, 20
• C, 25
• C, and 30
• C are plotted in Fig. 3 . Temperature-dependent resistance values are extracted from the measured I-V values at different voltage bias points, and TCR values are obtained by calculating the best fit to resistanceversus-temperature relation (inset in Fig. 3 ). In accordance with the theory, as the applied voltage to the p-i-n device is swept from reverse bias to forward bias, TCR increases with increasing voltage until around 0.2-V forward bias. Fig. 4 plots the obtained TCR values for bias voltage between −0.25 and 0.25 V, exhibiting TCR values up to −5.8%/K. For bias voltages higher than 0.2 V, TCR decreases sharply, which is believed to be due to high field effects, but this requires further investigation.
Noise performance of Ge/SiGe MQW devices is characterized by measuring the noise spectral density between 0.1 and 100 Hz, under different biasing conditions. Noise characterization setup and measured results are shown in Fig. 5 . At a frequency of 10 Hz, the total noise is measured to be around 800 nV/ √ Hz for bias voltages less than 0.2 V. Although no effort was made to optimize the noise characteristics, this is similar to the noise performance reported earlier [8] - [12] . Large peaks are due to 50-Hz mains and harmonics.
III. CONCLUSION
The use of SiGe p-i-n MQW structures as a high TCR device has been demonstrated. A novel CMOS compatible heteroepitaxy technique, i.e., MHAH, is used for the layer growth. MHAH enables the fabrication of high Ge content and low-defect-density MQW structures on Si substrates. Experimental TCR values as high as −5.8%/K are recorded from such structures. This is considerably higher than prior reports based on CMOS compatible materials, current commercial high TCR materials, and SiGe MQW structures.
